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ABSTRACT 
Full Custom VLSI Design of On-line Stability Checkers 
Chris Y. Lee 
 
 A stability checker is a clocked storage element, much like a flip-flop, which 
detects unstable and late signals in the pipeline of a digital system. The On-line stability 
checker operates concurrently with its associated circuit-under-test (CUT). This thesis 
describes the full custom very-large-scale integration (VLSI) design and testing process 
of On-Line Stability Checkers. The goals of this thesis are to construct and test Stability 
Checker designs, and to create a design template for future class projects in the EE 431 
Computer-Aided Design (CAD) of VLSI Devices course at Cal Poly.  
 A method for concurrent fault testing called On-line Stability Checking was 
introduced by Franco and McCluskey [10] to detect reliability failures. Reliability 
failures initially manifest themselves as delay faults and transient glitching, which 
become progressively larger over time due to the wearout of conducting metal lines, 
eventually leading to functional faults. Stability checkers periodically detect reliability 
failures by monitoring CUT output signals for unstable and late input signals over a time 
period after the sampling clock edge. 
 The checkers are tested by applying variable delayed input test patterns to emulate 
reliability failures. Consequently, configurable delay chains were incorporated into the 
system to provide variable delays on the input signal lines. The system also includes 
external test signal ports. 
 
 
 v
 Circuit and layout designs were implemented in the Electric VLSI Design tool 
[12] and simulated with LTSPICE [13]. Electric provides Design Rule Checking (DRC) 
and Layout-versus-Schematic (LVS) utilities for verification. Each module was designed 
in a bottom-up, hierarchical cell-based approach. Functional simulation, DRC and LVS 
checks were performed at every subsequent higher cell layer in the design hierarchy. The 
final chip layout was taped out for fabrication on November 29, 2010 and finished parts 
were received on July 7, 2011 after two manufacturing delays. 
 Finished packaged parts were successfully verified for functionality based on 
SPICE simulations. The stability checkers were tested for flip-flop operation, glitch 
detection and late signal arrival detection. Configurable delay chains were tested to 
determine delay resolution and uniformity. Actual delay resolution and range 
measurements show a 3 to 4 times difference compared to simulated values. 
 The Electric design template created from this project includes basic CMOS logic 
gates with uniform standard cell heights. The template contains a 40-pin pad ring cell 
along with the individual pad ring components. EE 431 students would be able to create 
custom chips that are compatible for fabrication via the MOSIS MEP service. In future 
work, the template design library can be expanded to include more logic gate variants of 
various inputs and drive strengths as well as more complex functional modules. 
 
 
 
 
Keywords: application specific integrated circuits, logic design, digital simulation, error 
analysis, sequential logic circuit fault testing, 
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CHAPTER 1 
Introduction 
 
 The advancement of electronic design methods and fabrication technology 
continues to drive the miniaturization of electronic devices, which in turn increases 
product reliability requirements. Studies have shown how transistor scaling impacts long-
term product reliability [1]. Prior work has quantified scaling effects on lifetime 
reliability [2]. 
 Common failures in chip operation are due to manufacturing defects, 
environmental influences, and structural deformations that occur over a long operating 
period. These defects manifest themselves in phenomena like electromigration [3, 4] and 
hot electron/hole injection [5, 6]. These imperfections lead to reliability failures during 
operation [7].  
 Electromigration is the transport of mass in metals when they are stressed at high 
current densities [3]. The gradual movement of metal atoms creates voids in the 
conductor. These voids alter the electrical characteristics of the conductor, leading to 
signal delay and glitches that cause reliability failures. 
 Several methods for detecting reliability failures through on-line testing/self-
checking methods have been introduced [8, 9]. One such method, called stability 
checking, was proposed by Franco and McCluskey to detect unstable and spurious output 
signals at sample times in sequential circuits [10].  
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 Stability checkers concurrently monitor circuit outputs for errors during normal 
operation based on the system clock. These checkers are fundamentally Master-Slave 
flip-flops with a dynamic node that serves as the error detection mechanism. Like most 
CMOS logic circuits, the design of stability checkers for a specific application involves 
configuring device dimensions to fulfill the system’s timing/frequency specifications. 
 The goals of this thesis are to construct and test Stability Checker designs, and to 
create a MOSIS [11] design template for future class projects in the EE 431 CAD of 
VLSI Devices course at Cal Poly. The stability checker designs are accompanied by 
configurable delay chains for on-chip test. The design project circuit form an expandable 
template library for potential student projects. 
 Chip design was done using free Computer Aided Design (CAD) tools, Electric 
VLSI Design Tool by Static Free Software [12] and LTSPICE by Linear Technology 
[13]. Consequently, chip fabrication and assembly are facilitated by the MOSIS service 
as part of the MOSIS Educational Program (MEP), under the Research Program.  
 The remainder of this thesis is organized as follows. Chapter two of this thesis 
presents a background on stability checking and related work, configurable delay 
techniques and fabrication service providers. Chapter three describes the entire design 
process from circuit design through layout verification and tapeout. Chapter four presents 
post-silicon inspection and verification results while chapter five describes the MEP for 
Cal Poly chip design projects. Finally, chapter six summarizes project findings and 
presents recommendations for future work. 
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CHAPTER 2 
Background 
 
 This chapter introduces stability checkers and configurable delay techniques, as 
well as application specific integrated circuit (ASIC) fabrication services. Section 2.1 
defines stability checking concepts while section 2.2 examines related work on error 
detection. An on-chip error pattern generator facilitates test vector generation. 
Consequently, section 2.3 presents a survey variable delay techniques considered in this 
project. Section 2.4 identifies several ASIC fabrication service providers. 
 
2.1 Stability Checking 
 On-line stability checking ensures data integrity in critical applications [10]. This 
technique was derived from a conventional delay testing method for faults caused by 
physical failure mechanisms [18].   
 Failures, such as electromigration, increase propagation delays in a circuit without 
causing catastrophic failures. Most CMOS reliability failure mechanisms are not 
instantaneous but instead degrade over time. Delay detection operating concurrently (on-
line) with the system can identify these errors. Delay testing principles described in 
published literature [18] are reproduced below for improved comprehension on stability 
checking.  
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Fig. 2.1.1 Hardware Model [18] 
 
2.1.1 Delay Fault Testing 
 Delay fault testing applies variable speed pseudorandom patterns to a circuit 
under test (CUT). Figure 2.1.1 illustrates the hardware model for conventional delay fault 
testing. The CUT is tested in a three step process. In the first step, an input pattern is 
clocked into the CUT to initialize it for some target test condition. In the second step, 
once the transients in the CUT have settled, a test vector is then clocked in excite logic 
level changes in the CUT outputs. The final step involves sampling the CUT output 
register. 
 
Fig. 2.1.2 Delay Fault Testing Waveforms [18] 
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 An off-line delay testing sequence is illustrated in Figure 2.1.2 where V1 is the 
initializing vector, V2, the test vector that launches transition propagation through the 
CUT, and V3, the output sample. V2 is applied after the cycle time, Tc, when transients 
in the CUT have settled. 
 
2.1.2 Limitations of delay fault testing 
 Only a single sample output waveform sample is taken at V3. This poses the 
challenge of tuning sampling signal, V3, to accommodate timing requirements. 
Following that, the single sample limitation causes potential invalidation by dynamic 
hazards [18] (Fig. 2.1.3). The figure shows low to high signal transitions with switching. 
Each signal offset with different delays with respect to the sample time. 
 For a fault-free circuit, case I, the output waveform starts at logic 0, pulses once 
before stabilizing at logic 1 before the sampling time. The waveforms in cases II and IV 
show delay faults, where the signal transitions were shifted in time, resulting in the wrong 
value being sampled, and which is detected as a delay fault. However, for a larger delay 
fault (case III) the momentary pulse is sampled as a fault-free condition, leaving the 
actual fault undetected. In this case, the test has been invalidated by the error. 
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Fig. 2.1.3 Delay Test Invalidation by Dynamic Hazards [18] 
 
2.1.3 On-Line Stability Checking 
 Stability checking [10] was introduced in an attempt to resolve the test 
invalidation problem. Stability checking observes the output waveform over a period of 
time after the sample. One of the key contributions of stability checking is to eliminate 
dependence on complex input test patterns. CUT output analysis allows testing in cases 
where inputs cannot be controlled, i.e.: on-line checking. 
 On-line stability checking assumes fully functional systems (no logic function 
errors). By extension, the outputs of a fault free circuit have stabilized by the time they 
are sampled. Hence, delay faults caused by wearout effects can be detected by monitoring 
the outputs for any changes in a time window after the sampling clock edge. The time 
interval during which the outputs are checked for stability is called the checking period, 
Tstab (Fig. 2.1.4). 
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 The challenge in implementing stability checking on-line is that applying <V3>, 
which specifies the checking period, after <V2> would affect the performance of the 
circuit. Therefore, <V3> has to be shorter than the propagation delay of the shortest path 
in the circuit. 
Tstab < Tshort (Short Path) 
  
Fig. 2.1.4 Stability Checking Waveforms [10] 
 
 The direct approach in implementing a circuit for stability checking involves 
sharing logic with a system flip-flop using dynamic logic. In an edge triggered system, 
the checking period is duty cycle of the system clock of the flip-flop. Further details on 
stability checker design are described in Chapter 3. 
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2.2 Related Work on On-Line Testing 
 On-line testing schemes are designed with four parameters in consideration [19]: 
• Error coverage: The percentage of modeled errors that can be detected. 
For example, stuck-at faults, bridging faults, open fault and delay faults.  
• Error latency: The time period between error occurrence and detection. 
Safety-critical applications require lower error latency. 
• Hardware redundancy: Logic overhead required for testing. Additional 
hardware required to perform on-line testing. 
• Time redundancy: Time overhead required for error detection. For 
example, recomputing with shifted operands, swapped operands or 
duplication and comparison. 
 Various other on-line testing techniques have been introduced which fulfill the 
four parameters to different extents. Common techniques involve coding schemes that 
introduce additional hardware complexity. Examples of such methods are parity checking 
[20] [21] and self-checking systems [22]. Techniques that are invulnerable to hazard 
invalidations have also been discussed in detail in a series of studies [23] [24]. 
 A method derived from stability checking was introduced by Yada et al. [25]. The 
modified stability checking technique is capable of detecting small delay faults during 
setup time (pre-sampling output waveform analysis). The design implements and XOR 
function during the checking period to detect unstable output signals. Although it requires 
additional transistors for the XOR logic, its modular design makes this technique highly 
scalable and simple to design.  
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2.3 Survey on Variable Delay Techniques 
 Delay elements manipulate resistive-capacitive (RC) loading on a target signal 
line. Adding, removing or reconfiguring MOS structures that alter parasitic effects 
influence signal speed. Variable delay elements exhibit differences in delay range and 
tuning precision. Consequently, parametric differences determine suitability for specific 
applications. 
 Variable delay elements are used to manipulate rising or falling transition times. 
They are used extensively in various applications, including digital delay locked loops, 
digitally controlled oscillators, deskewing clock distribution networks, as well as silicon 
debugging and path delay characterization. For this thesis, variable delays are used to 
generate test patterns for the stability checker circuits. This section reviews three 
common variable techniques:  
• Current starvation technique, implemented by the digitally controlled delay 
element (DCDE) [26] [27] 
• Shunt capacitor technique, implemented by the digital deskewing circuit for clock 
distribution networks [28] 
• Variable resistors technique, implemented by a digitally adjustable resistor 
inverter [29] 
 
2.3.1 Current Starvation Technique 
 The current starvation technique modulates currents driving the pull up and/or 
pull down loads in an inverter [26]. Fig. 2.3.1 shows a basic current starved delay 
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element. It consists of a pair of inverters, M4-M5 and M7-M8 that act as a buffer. The 
input inverter M4-M5 is the current starved element. 
 The charging and discharging currents of the input inverter, M4-M5, are 
determined by the gate voltages of M3 and M6 respectively. The gate voltages of M3 and 
M6 limit the current drawn by the input inverter as it charges and discharges based on the 
input signal at In. 
 M3 and M6 are in turn are controlled by current mirror, M1 and M2. Further details 
on the architecture and operation of this technique are further described in literature [26]. 
 
Fig. 2.3.1 Current Starved Delay Element [26] 
 
 The schematic for the DCDE with controlling transistors are shown in Fig. 2.3.2. 
Current starved transistors M8 and M11 determine the transition time of the inverter M9, 
M10. M8 and M11 are in influenced by current mirror, M5, M6 and M7.  
 11 
 
 Transistor array M1 to M4 determine the magnitude of current, I, and provide a 
discrete control over the system via a digital vector. The W/L ratios of these control 
transistors are sized in relative binary weights to obtain an incremental, monotonic delay. 
 
Fig. 2.3.2 DCDE Architecture [26] 
 
 
2.3.2 Shunt Capacitor Technique 
 The shunt capacitor technique exploits transistor gate oxides capacitance to form 
capacitor cells. This method was developed at Intel [28] for clock deskewing. The 
capacitor cell shown in Fig. 2.4.3 uses a single transmission gate to attach or detach the 
capacitor pair to a delay line.  
 
Fig. 2.3.3 Shunt Capacitor Cell [28] 
 
 12 
 
 Capacitor cells are connected in a parallel chain to the delay line via the ‘in/out’ 
port. These capacitive loads are added or subtracted from the delay chain by a digital 
vector controlling cell enable lines. Fig. 2.3.4 shows clock deskewing using shunt 
capacitor cells. 
 As shown in Fig. 2.3.4, eight delay cells are connected to each both true and 
inverting phases of the delay line. The delay shift register stores the delay line state and is 
configured based on clock skew detected by a phase checker. 
 
Fig. 2.3.4 Digital Deskewing Circuit [28] 
 
 The phase checker accepts clock lines from the system’s time-critical sections and 
generates control signals based on detected skew to configure the variable delay shift 
register. 
 
2.3.3 Variable Resistor Technique 
 This technique [28] is similar to the current starved transistor method, differing 
only in delay element fragmentation. Similar to using binary weight sized transistors to 
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control a current source, this technique uses an array of NMOS or PMOS transistors 
connected directly to inverter source nodes in a two dimensional mesh. A transistor array 
at the inverter pull down stage provides multiple discharge paths, thus creating variable 
rising transition times. Fig. 2.3.5 shows the general topology for this technique. 
 
Fig. 2.3.5 Variable Resistor Configurable Delay Topology [28] 
 
 All control bits of any particular row cannot be simultaneously zero to maintain at 
least one path to ground, ensuring that the output can switch. For an N element array, 
there are theoretically 2N delay modes. However, choosing and determining the control 
vectors presents a coding problem in addition to sizing the transistors. 
 
2.3.4 Comparison of variable delay techniques 
 The main objective of this comparison is to identify the technique with maximally 
uniform delay resolution to provide delayed signals to the stability checkers. The designs 
for each delay technique were implemented in SPICE based on a common set of 
parameters: 
 • circuits were designed for configurable rise transitions only 
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 • circuits were designed with 16 delay stages 
 • SPICE simulations with 1V supply voltage at 40 Celsius 
 • transistor dimensions ranges (DCDE and Variable Resistor techniques):      
              50 nm < L < 500 nm, 50 nm < Wn < 500 nm, 100 nm < Wp < 1000 nm 
 
 From Fig. 2.3.6, it is clear that the techniques using binary weighted transistor 
sizing, DCDE and variable resistor, have non-uniform delay increments. It is also 
interesting to note the large delay contribution in the current starved element – control 
vectors 1 and 2 indicate modes where the current starved element is initially switched 
into the delay line. However, delay increments decay exponentially as the binary 
weighted elements are switched in.  
 In contrast, the shunt capacitor method provides more uniform delay resolution, 
i.e.: linear Trise response. Another advantage in the shunt capacitor technique is its 
modular architecture that simplifies design process. 
 The configurable delay technique used for testing stability checkers should have 
uniform delay increments and a simple control interface. A combination of the modular 
approach of the shunt capacitor method and current starved elements is adopted for the 
design of the configurable delay circuit. The variable resistor method was not suitable 
since the transistor array sizing and control vector coding was beyond the scope of this 
design. Further research on similar previously established techniques eventually led to 
another configurable delay chain topology that incorporated the current starvation 
approach with a modular cell-based design [39] which is described in section 3.3. 
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(a) 
 
(b) 
 
(c) 
Fig. 2.3.6 Variable Delay SPICE Simulations (a) DCDE (b) Shunt Capacitor Technique  
(c) Variable Resistor Technique 
 
2.4 ASIC Fabrication Services 
 MOSIS [11] provides ASIC fabrication services for low cost prototyping and low 
volume production. Other similar services include the EUROPRACTICE IC service [14] 
and Circuits Multi-Projets® Multi-Project Circuits®, CMP [15]. These fabrication service 
providers are intermediaries between IC designers and partnering foundries (vendors), 
providing mask generation, wafer fabrication and device packaging services. In addition, 
designers are also provided process technology specific design kits (SPICE models, 
layout rules, etc.) by the associated vendor through the fabrication service provider.  
 MOSIS caters to academic projects at a reduced or subsidized cost. Commercial 
clients have access to all processes listed in Table 2.4.1 while academic projects are 
limited to older processes offered by IBM and ON Semiconductor. 
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Feature Size (nm) 
Vendor 
700 500 350 250 180 130 90 65 45 40 32 
IBM  • • • • • • • • • • 
TSMC  • • • • • • •  •  
ON Semi • • •         
austriamicrosys   •  •       
Globalfoundries     • •  •    
Tezzaron      •      
Peregrine  •  •        
Table 2.4.1: MOSIS Fabrication Processes 
 
 The MOSIS service has been utilized by IC design courses at Boise State 
University and Harvey Mudd College. Senior and graduate IC design courses [16] taught 
by Dr. R. Jacob Baker at Boise State University involved the use of both Electric and 
LTSPICE to generate layouts for fabrication with the MOSIS service. In 2007, the E158 
Introduction to CMOS VLSI Design class taught by Dr. David Harris at Harvey Mudd 
fabricated a 32-bit MIPS processor using Electric [17]. 
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CHAPTER 3 
Chip Design 
 
 This chapter describes the design process from component design, schematics, 
layout and verification through to tapeout. Section 3.1 presents an overview of chip 
subcomponents and process technology while sections 3.2 to 3.4 describe component 
design. Section 3.5 presents the final integrated design that was sent to MOSIS for 
fabrication. 
 
3.1 System Specifications 
 The main system specification is the pad ring layout provided by MOSIS, and by 
extension, available chip packages with suitable cavity sizes. For the given 40 pin pad 
ring, the recommended package is a ceramic DIP by Kyocera [37], costing $23 per die. 
 The purpose of this prototype chip is to provide a test platform for stability 
checker characterization. Consequently, the system was designed for eight stability 
checkers of varying error transistor dimensions, coupled with configurable delay modules 
for both the clock and data signal lines (Fig. 3.1.1). The 16-stage configurable delay 
modules are each controlled by a 4-bit vector via a one-cold decoder.  
 In addition to that, the system also provides ports for internal and external test 
signals. Test signals can be routed directly into the stability checker array or into the on-
chip configurable delay chains. 
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Fig. 3.1.1 System Block Diagram 
 
3.1.1 Process Technology 
 MOSIS provides Scalable CMOS (SCMOS) design rules that are compatible with 
the ON Semiconductor C5N process [38]. Electric is pre-configured with MOSIS 
SCMOS rules using a feature size, λ, of 0.3 μm. To verify design functionality, Electric 
writes the SPICE deck from its schematic/layout editor and invokes LTSPICE for 
simulations. Appendix C lists characterization data and CMOS SPICE models for the 
ON Semiconductor C5 process technology. This 0.5 μm process operates at a 5V supply 
voltage, VDD. 
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 The C5N process provides 3 metal layers and a convention was defined for all 
layers: 
• Metal 1 was used for cell supply rails (VDD and ground) and to form 
logic/transmission gates. The connections are primarily aligned vertically. 
• Metal 2 was used primarily for horizontal routing for transistors and 
logic/transmission gates within a cell. It is also used as an alternate routing for 
metal 3 lines that form inter-cell connections, to avoid metal 3 overlap. 
• Metal 3 was used primarily for vertical routing for transistors and 
logic/transmission gates between cells. It is also used for clock distribution within 
stability checker cells. 
 As each CMOS cell was created using the layout instances provided by Electric, 
the well and substrate were connected to power and ground implicitly [41]. This greatly 
simplifies the layout process as the designer is not required to separate substrate or well 
connections to the supply rails; but only has to ensure connections to the transistor source 
or drain terminals. 
 
3.2 Stability Checkers 
3.2.1 Function 
 Franco and McCluskey’s stability checker designs were derived from 
transmission-gate Master-Slave flip-flops [36]. Fig. 3.2.1 shows an MS flip-flop 
schematic. It consists of two latches connected in series, with the input latch being the 
Master and the output latch being the Slave. Both latches are assigned complementary 
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clock signals. The flip-flop passes the signal from input ‘d’ to output ‘q’ only during the 
rising clock transition. At all other times, the flip-flop retains its previous state. 
 
Fig. 3.2.1 Master-Slave Flip-flop Schematic 
 
 The stability checker design is based on this flip-flop. The critical observation 
from a fault-free system is that the input signal, ‘d’, should be stable after the sampling 
clock edge. Any changes in the input signal during the time period after the sampling 
edge should be identified as an error. Consequently, Franco and McCluskey redesigned 
the input latch to include a dynamic node that discharges if the input changes during the 
checking period. 
 All checkers function as regular flip-flops under normal conditions – no unstable 
or late signals. In the event of a late or unstable Data signal, the error transistor flags the 
error with a logic high output. The checker resets its error output at the end of the 
checking period.  
 
3.2.2 Schematic 
 The stability checkers were designed for rising clock edge sampling. As 
mentioned previously in section 2.1.3, the checking period defines when the outputs of a 
flip-flop are checked for errors. The workaround to the problem of asserting a signal to 
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start and end the checking period is to utilize the High half cycle of the system clock [10]. 
Thus, the rising edge of the sampling clock indicates the start of the checking period 
while its falling edge marks the end. 
 
Fig. 3.2.2 Stability Checker Schematic 
 
 The drain of the error transistor, Merror, is shared with the inverter PMOS 
sources in the Master stage of the flip-flop to form a dynamic node (Fig. 3.2.2). When the 
clock (clk) is low before the rising sampling edge, Merror is O and the dynamic node is 
charged to approximately VDD – Vth,p, where Vth,p is the threshold voltage of a PMOS 
transistor.  
 At the rising sampling edge of the clock, the logic value latched in the Master 
portion of the flip-flop is transferred to the Slave output (q). After the rising edge, the 
Slave latches this value, ignoring any changes in the data line input (d) to the Master 
portion of the flip-flop. If the logic value at ‘d’ is stable during the checking period, the 
dynamic node will retain its charge of about VDD – Vth,p, which in turn keeps the ‘error’ 
output at logic Low. 
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 During the checking period, if a stability fault or late signal event occurs at ‘d’, 
the switching activity (current discharge) of the inverters in the Master portion of the flip-
flop would cause a voltage drop at the dynamic node. This voltage drop causes a logic 
level change in the dynamic node and is indicated by a High at the ‘error’ output. The 
error signal resets to a Low at the Low half cycle of the clock. 
 
3.2.3 Layout 
 The checkers are designed with minimum sized transistors based on the C5 
process – W/L ratio of 10/2 (3.0 μm / 0.6 μm). Each checker was drawn with discrete 
transistors that form the inverters and transmission gates (no diffusion sharing). 
Minimum length transistors were abutted to form continuous P and N wells. Fig. 3.2.3 
shows the layout of a stability checker cell with a 10/2 error transistor located at the top 
right corner. 
 
Fig. 3.2.3 Stability Checker Layout with 10/2 Error Transistor 
 
 Eight checker cell variants were designed based on error transistor dimensions 
listed in Table 3.2.1. To achieve transistor lengths, L, greater than 2 λ, several transistors 
are chained end-to-end fashion (in series) with a common gate. As for transistor widths, 
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W, greater than 10 λ, transistor folding is used – parallel diffusion-contact regions are 
drawn with common source and drain nodes. Fig. 3.2.4 shows eight stability checkers 
dimensions corresponding to Table 3.2.1 entries. 
 
Stability Checker Width/Length, W/L (λ / λ) Width, W (μm) Length, L (μm)
SD0 10 / 2 3 0.6 
SD1 10 / 4 3 1.2 
SD2 10 / 8 3 2.4 
SD3 10 / 16 3 4.8 
SD4 20 / 16 6 4.8 
SD5 40 / 16 12 4.8 
SD6 40 / 8 12 2.4 
SD7 20 / 8 6 2.4 
Table 3.2.1: Error Transistor Dimensions 
 
 
Fig. 3.2.4 Stability Checker Variants 
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3.2.4 Verification 
 Each stability checker schematic and layout was verified for three functionality 
aspects. Fig. 3.2.5 shows the output waveforms of an operational stability checker design. 
The functional simulation verifications were conservative: 
• No timing restrictions were imposed on checker operating frequency. 
• Error patterns did not test for flip-flop setup and hold time requirements 
 The first requirement is that the stability checker must not impede regular flip-
flop operations. This is observed at the 3 μs mark, where the data input V(d) has 
stabilized at the sampling clock edge V(clk) and output V(q) correctly displaying the 
input value. The error signal, V(error), remains Low, indicating that no error had 
occurred. 
 
Fig. 3.2.5 Stability Checker Simulation 
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 Secondly, checkers were tested for unstable signal detection. An unstable signal 
was modeled by a glitch in the 5 μs to 6 μs interval on V(d). V(error) correctly captured 
the glitch during the interval and reset at the end of the V(clk) High half cycle. 
 The final test ensures that the checker captures a late signal arrival event. A late 
signal was modeled by time shifting the input pulse V(d) after the sampling V(clk) edge 
at 7 μs. The checker accurately captures the late signal on V(d) by setting V(error) to 
High and resetting at the end of the checking period. 
 
3.3 Configurable Delay Chain 
3.3.1 Function 
 As mentioned in section 2.3.4, the configurable delay technique used for this 
design was based on a combination of the modular approach of the shunt capacitor 
method with current starved elements. A recently patented configurable delay method 
based on a chain of stacked inverters [39] has many similarities to the principles 
discussed previously. This new method uses the current starvation technique to form 
delay cells, which are then chained together and coupled with switching logic to control 
the delay applied to a signal line. 
 The configurable delay chain module used in this design includes a single delayed 
signal line and 16 delay stages. Consequently, the delay stages are switched in on a 16-bit 
active-high control input. For every additional delay stage, the previous delay stages must 
remain connected. 
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3.3.2 Schematic 
 The configurable delay module was constructed in 3 levels: a stacked inverter 
buffer, delay cell, and a top-level delay chain (Fig. 3.3.1). The stacked inverter consists of 
2 PMOS in series and 3 NMOS in series. The W/L sizes for both PMOS and NMOS 
transistors were 5/2 (1.5 μm / 0.6 μm). 
 The delay cell in Fig. 3.3.1 (b) and Fig. 3.3.2 (a) consists of a stacked inverter 
buffer indicated as a buffer symbol in a rectangle. This cell incorporates the switching 
signal, ‘s’, that routes either one of 2 inputs to the ‘out’ port: 
• ‘in’ routes the delayed signal from the next stage. 
• ‘delay_in’ routes the delayed signal from the previous stage. 
 Cells are connected in series as shown in Fig. 3.3.1 (c) and Fig. 3.3.2 (b). A delay 
cell is activated by asserting a Low at the ‘s’ line. This specifies the activated cell as the 
last delay stage in the current mode. Setting ‘s’ to High routes the delayed signal from the 
next stage to the current cell’s input. 
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(a) 
 
(b) 
 
(c) 
Fig. 3.3.1 Configurable Delay Schematic (a) Stacked Inverter Buffer  
(b) Delay Cell (c) Top Level Schematic 
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(a) 
 
(b) 
Fig. 3.3.2 Configurable Delay Block Diagram (a) Delay Cell 
(b) Top Level of First 3 Delay Cells 
 
3.3.3 Layout 
 The layout for this module was created hierarchically beginning from the stacked 
inverter buffer cell. Cell heights were set at 100 λ and transistors were aligned 8 λ from 
the supply rails. Layouts for the stacked inverter buffer, delay cell, and top level design 
are shown in Fig. 3.3.3. The stacked inverter layout was drawn with additional unused 
area to facilitate cell redesign for larger/smaller delay variants. The top level module 
consists of four staggered of four delay cells each. This staggered layout simplified inter-
cell routing and greatly improved DRC checking time.  
 29 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 3.3.3 Configurable Delay Chain Layout (a) Stacked Inverter Buffer  
(b) Delay Cell (c) Top Level Layout 
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3.3.4 Verification 
 The simulated clock signal has a rise time of 0.1 ns; 16 iterations were completed 
for each delay stage. The delay waveforms for the first eight stages are shown in Fig. 
3.3.4. Delay measurements were taken from the 50% crossing of the input rising signal to 
the 50% point of the corresponding delayed output. Fig. 3.3.5 plots the simulated delays 
for all stages. The average delay increment is 0.771 ns. 
 
Fig. 3.3.4 Configurable Delay Simulation 
 
 
Fig. 3.3.5 Simulated Delay Measurements 
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3.4 One-Cold Decoder 
3.4.1 Function 
 This decoder was designed to provide a 4-bit interface to the 16-stage 
configurable delay chain. Each input state enables 1 of 16 configurable delay modes. The 
delay cell associated with the current mode has its control line set to Low while all other 
cells are set to High. The truth table of the one-cold decoder is shown in Table 3.4.1. 
Input, A[3:0] Output, X[15:0] 
0000 1111 1111 1111 1110 
0001 1111 1111 1111 1101 
0010 1111 1111 1111 1011 
0011 1111 1111 1111 0111 
0100 1111 1111 1110 1111 
0101 1111 1111 1101 1111 
0110 1111 1111 1011 1111 
0111 1111 1111 0111 1111 
1000 1111 1110 1111 1111 
1001 1111 1101 1111 1111 
1010 1111 1011 1111 1111 
1011 1111 0111 1111 1111 
1100 1110 1111 1111 1111 
1101 1101 1111 1111 1111 
1110 1011 1111 1111 1111 
1111 0111 1111 1111 1111 
Table 3.4.1: Decoder Truth Table 
 
3.4.2 Schematic 
 The decoder architecture was implemented using 4-input OR gates based on the 
truth table.. As depicted in Fig. 3.4.2, the decoder generates complements for each input 
bit, a[n]. A buffer was inserted after every four connections to the OR gate array.  
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Fig. 3.4.2 Decoder Schematic 
 
3.4.3 Layout 
 The decoder was laid out by abutting OR gate cells in a row and routing them to 
the corresponding bit lines. With a large available chip area and to facilitate manual 
routing, the layout was distributed over a broad region. Fig. 3.4.3 illustrates the top level 
decoder layout. 
 
Fig. 3.4.3 Decoder Layout 
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3.4.4 Verification 
 Simulated waveforms for the one-cold decoder are displayed in Fig. 3.4.4. The 
waveforms are plotted in a single pane to improve visibility. The ‘V(a[0]) + 80’ signal 
denotes the input vector where the first Low half cycle at 0 ns represents 0000, High at 8 
ns indicates 0001, and so on up to 1111 at 80 ns. Each output, V(x[N]), switches Low at 
the corresponding 4-bit input value and remains High in all other cases. 
 
Fig. 3.4.4 Decoder Simulation 
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3.5 Full Chip Design 
3.5.1 Floorplan 
 After the design and verification of the various cells and functional blocks, the 
next place-and-route stage incorporates the pad ring. Fig. 3.5.1 shows how the blocks are 
arranged within the pad ring, based on the system block diagram in Fig. 3.1.1. Input 
signals are routed from the left half of the chip while output signals are directed to the 
right, top and bottom half. 
             
Fig. 3.5.1 Chip Floorplan 
 
3.5.2 Place and Route 
 The pad ring was obtained from [34] as an Electric library file. It contains pads 
for VDD, ground, analog signals and input/output (I/O) (bidirectional) digital signals. A 
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system schematic containing all modules except the pad ring was constructed (Fig. 3.5.2). 
This schematic includes routing logic which consists of multiplexers that switch signal 
sources for the checkers. The multiplexers were designed to pass the Clock/Data from the 
delay chain to the checker array when their common control input is Low. Setting a High 
to the multiplexer control input passes the external Clock/Data signal through to the 
checker array instead. The entire system was then implemented in layout and verified to 
be DRC and LVS clean (Fig. 3.5.3).  
 Following that, the system was routed to the pad ring in both schematics (Fig. 
3.5.4) and layout (Fig. 3.5.5). Full chip layout screenshots highlighting each routing layer 
are included in Appendix D. 
 
Fig. 3.5.2 System Schematic 
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Fig. 3.5.3 System Layout 
 
 
Fig. 3.5.4 Full Chip Schematic 
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Fig. 3.5.5 Full Chip Layout 
 
3.5.3 Verification 
 The DRC and LVS-cleaned full chip layout was then simulated to verify stability 
checker functionality. The configurable delays were set to generate both valid and late 
signals on the common data line. SPICE directives were used to generate glitches to test 
for instability and are listed in Appendix E. Simulations were done only to verify 
functionality of circuit components for this project. No timing restrictions were imposed. 
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Fig. 3.5.6 Full Chip Simulation 
 
 Fig. 3.5.6 displays the waveforms of the fully responsive full chip layout design. 
The topmost waveform, V(ckout) denotes the common clock signal used by the checkers 
while the V(dtout) data shows valid data until 3 μs, a glitch at about 5.5 μs and a late 
signal at about 7.2 μs. The remaining waveforms are displayed in flip-flop output pairs, 
V(qN), and the error signal, V(eN), where N corresponds to the stability checker number 
as listed in Table 3.2.1. All checkers appeared to be functioning normally as flip-flops are 
able to detect unstable as well as late signals. 
 Once the chip was verified, the layout was exported to a GDS II file. The GDS II 
file (Graphic Database Stream) is an industry standard file format for IC layout designs. 
The GDS II file was taped out to MOSIS via file transfer protocol (FTP) on September 
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27, 2010 for the run date scheduled the same day. MOSIS then ran a manufacturability 
review check to verify design syntax and layer names. MOSIS does not perform any 
DRC checking but examines chip dimensions, counts the pads and compares actual 
values with declared values. 
 The manufacturability review returned several warnings regarding the density of 
polysilicon and metal layers. Warning details are included in Appendix F. After 
consulting with MOSIS, the warnings were deemed irrelevant to chip functionality. 
 On October 11, 2010 after fulfilling all requirements, MOSIS updated the account 
page and sent confirmation email. This tapeout confirmation is included in Appendix G. 
MOSIS also provided the initial bonding diagram (Appendix H) used in test planning. 
The project was scheduled for the next fabrication run on November 29, 2010 and was 
estimated to be completed on, March 30, 2011.  
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CHAPTER 4 
Post-Silicon Verification 
 
 This chapter presents results on various tests conducted on the completed parts. 
Section 4.1 covers manufacturing issues while section 4.2 presents photographs of the 
completed parts. The remaining sections describe test procedures and functional 
verification results. Section 4.3 summarizes the test setup and equipment, while section 
4.4 describes the power-up test, which checks for internal short circuits. Section 4.5 
details the clock test, which verifies the straight-through routing trace of both clock and 
data lines. All chips passed section 4.4 and 4.5 tests. Section 4.6 presents details on the 
configurable delay test for Chip 1. Delay measurements for each mode were recorded and 
compared to SPICE simulations for analysis. Finally, section 4.7 describes stability 
checker tests, which verify flip-flop operation as well as glitch and late signal detection. 
All but Chip 7 demonstrated full functionality with respect to SPICE simulations. Details 
on the defect on Chip 7 are included at the end of this chapter. 
 
4.1 Manufacturing Issues 
 MOSIS reported a fabrication failure on May 5, 2011 caused by high VIA2 
resistance. The notification email sent by MOSIS (Appendix I) informed all customers 
about the fabrication delay and the scheduled rerun in July.  
 In addition to the fabrication glitch, a pad metal anomaly was reported by the 
packing vendor. The anomaly was claimed to affect some packaged parts in the V0BL 
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run. After a series of electrical and mechanical tests completed by another customer, it 
was found that the affected parts met military standard MIL-STD-883 specifications. The 
customer concluded that all parts with the anomaly are acceptable in their critical 
application, allowing MOSIS to ship all parts back to its customers. Details of this issue 
are included in Appendix J. 
 The completed parts arrived on July 7, 2011. The 10 DIP chips were shipped in 
packaging tubes while the 30 unpackaged dice were packed in a separate electrostatic 
discharge (ESD) protected case. The final bonding diagram was shipped with the parts 
and is included in Appendix K. 
 
4.2 Visual Inspection 
 
(a) 
 
(b) 
Fig. 4.2.1 Unpackaged Dice (a) ESD protected shell (b) Dice housing 
 
 The 30 unpackaged dice were housed in a plastic shell (Fig. 4.2.1 (a)) and each 
placed in a grid of square cavities, Fig. 4.2.1 (b). Fig. 4.2.2 shows a series of photographs 
of a packaged chip. The bonded dice were mounted in an open cavity package and 
covered by a removable ceramic plate. 
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(a) 
 
(b) 
 
(c) 
Fig. 4.2.2 Packaged Chip (a) Sealed Package (b) Exposed Package Cavity (c) Close-up View of Cavity 
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 Photographs of bare dice were taken through a microscope in the microfab lab in 
Building 41. Fig. 4.2.3 and Fig. 4.2.4 show photos taken at 20x magnification. Visual 
measurements on die size and on-chip structures were taken using the microscope image 
acquisition software and are included in Appendix L. Compared to the taped-out dice 
dimensions, 2.217 mm2 (1490 μm x, 1490 μm), the finished cut die was approximately 
2.551 mm2 (1560 μm x 1635 μm), about 15% of additional area containing MOSIS 
inscriptions and scribe lines. 
 
Fig. 4.2.3 Die Photograph 
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Fig. 4.2.4 Wire Bonded Die 
4.3 Test Procedures 
 The 10 packaged chips were verified through four tests: 
• Power-up 
• Clock 
• Configurable Delay 
• Flip-flop and Stability Checker 
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 The tests require a logic analyzer to observe and capture output and error signals. 
Additionally, two separate function generators are required to assert test patterns at the 
clock and data inputs of the stability checkers. Table 4.3.1 lists the test equipment used. 
Equipment Model Function 
Power Supply Agilent E3630A Supplies 5V VDD to test chip 
Function Generator Agilent 33120A Generates Clock 
Generates Data patterns Mixed Signal Oscilloscope Agilent MSO-X 3012A
Logic Analyzer samples output 
Table 4.3.1 Test Equipment 
 
 
Fig. 4.3.1 Block Diagram of Test Setup 
 
 Referring to the block diagram in Fig. 4.3.1, 2 separate signals were required to 
provide the Clock and Data test patterns to the chip. The Clock was generated by the 
Agilent 33120A Function Generator while the Agilent MSO-X 3012A Mixed Signal 
Oscilloscope was used as to generate the Data signal. The Mixed Signal Oscilloscope 
also functioned as a logic analyzer to observe and capture test vectors and output signals.  
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Fig. 4.3.2 Test Setup. 
 
 Fig. 4.3.2 shows the entire test setup with the power supply and function 
generator on the left and mixed signal oscilloscope on the right side of the photo. The test 
chip was mounted on a breadboard and connected according to the pinout illustrated in 
Appendix M. Table 4.3.2 describes pin labels and functions while Fig. 4.3.3 shows a 
closeup view of the logic probe connections for stability checker testing. All chips were 
assigned a number from 1 to 10 for testing. 
 The output pair [CKOUT, DTOUT] displays the common Clock and Data signals 
routed to the stability checker array. These signals are selected by applying the 
appropriate logic level to the CKS input, which is the select line of the multiplexers 
described in section 3.5.2. CKS selects between the internally delayed signal pair, 
[CKIN, DTIN], and the external signal pair [EXCK, EXDT]. 
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Pin Name Type Description 
EXCK Input Clock without delay 
EXDT Input Data without delay 
CKIN Input Clock to delay chain 
DTIN Input Data to delay chain 
CKS Input Selects signal source 
CKOUT Output Clock to checkers 
DTOUT Output Data to checkers 
CKD[3:0] Input Selects magnitude of delayed clock 
DTD[3:0] Input Selects magnitude of delayed data 
Q[7:0] Output Flip-flop output 
E[7:0] Output Stability checker error indicator 
Table 4.3.2 Pin Descriptions 
 
 
Fig. 4.3.3 Test Chip Setup 
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 Inputs CKD and DTD are 4-bit configurable delay chain control vectors for the 
Clock and Data signals, respectively. These signals were connected directly to the power 
rails during test. 
 Finally, the Q[7:0] and E[7:0] outputs are flip-flop outputs and checker error 
indicator lines, respectively. The vector numbering of each output pin corresponds to the 
stability checker labels listed in Table 3.2.1, i.e.: Q[0] and E[0] are outputs of SD0. 
 
4.4 Power-up Test 
4.4.1 Test Setup 
 The objective of this initial test is to detect chip defects that could cause a short 
circuit. All clock inputs were asserted to High including CKS, which selects [EXCK, 
EXDT]. Both delay chain control vectors were set to Low. Logic probes were connected 
to all outputs and the chip was  gradually powered up 0V to VDD. A functional chip 
displays Highs at [CKOUT, DTOUT], Lows at all Q outputs since no sampling clock 
pulse has been asserted, and Highs at all E outputs since all checkers have not been reset. 
 
4.4.2 Test Results 
 Fig. 4.4.1 shows a screenshot of a successful power-up test where all signals are 
stable and holding correct logic values. The Bus1 signal includes 
[DTOUT,CKOUT,CKIN,DTIN], which also corresponds to the first four signals listed at 
the top of the screen. 
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Fig. 4.4.1 Power-Up Test Waveforms 
 
 Bus2 consists of checker signal pairs listed in Table 4.4.1. All chips passed the 
power-up test except for a checker error on Chip 7. The E output of SD6 on Chip 7 
displayed a Low unlike its counterparts. Details on this fault are discussed in section 4.7. 
Signal Name Output
Bus2[0] Q1 
Bus2[1] E1 
Bus2[2] Q2 
Bus2[3] E2 
Bus2[4] Q3 
Bus2[5] E3 
Bus2[6] Q4 
Bus2[7] E4 
Table 4.4.1 
 
4.5 Clock Test 
4.5.1 Test Setup 
 This test verifies the clock routing logic by injecting waveforms into the [EXCK, 
EXDT] input and observing the outputs at [CKOUT, DTOUT]. CKS was set to High to 
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select the appropriate clock source. A 1 MHz square wave with 50% duty cycle was used 
Both the Clock and Data lines were tested and signal propagation delay through the chip 
was estimated on the logic analyzer. 
 
4.5.2 Test Results 
 Fig. 4.5.1 (b) shows successful clock test results based on SPICE simulation 
waveforms in Fig. 4.5.1 (a). CKOUT displays the input waveform from EXCK, in-phase 
and toggling at 1 MHz as expected. Propagation delay was measured using cursors on the 
analyzer; approximately 4 ns on the data line (Fig. 4.5.2). All chips passed the clock test. 
 
 
 
Fig. 4.5.1 Clock Simulation Waveforms 
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Fig. 4.5.2 Chip Clock Test Waveforms 
 
 
Fig. 4.5.3 Propagation Delay Measurement 
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4.6 Configurable Delay Test 
4.6.1 Test Setup 
 This test examines the delay range and precision of each configurable delay chain. 
The control vectors were stepped through the 16 delay stages. A 1 MHz square wave was 
injected into CKIN and DTIN, and the resulting outputs were sampled at CKOUT and 
DTOUT, respectively. Fig. 4.6.1 shows delay measurements of the first and last delay 
stage for CKIN and EXCK. Delay measurements were recorded for each delay mode 
plotted for Chip 1 only. 
 
(a) 
 
(b) 
Fig. 4.6.1 Configurable Delay Waveforms (a) Delay Stage 1, Chip 1 (b) Delay Stage 16, Chip 1 
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4.6.2 Test Results 
 Delay measurements for both Clock and Data lines are listed and plotted in Fig. 
4.6.2. The plot shows a consistent delay increment for both delay chains relative to one 
another. For both delay chains, the average delay is approximately 2.5 ns per stage 
compared to SPICE simulated values of 0.7 ns per stage, indicating a difference greater 
than 3 times. Delay ranges differ by about 4 times with the simulated range being 11 ns 
and the actual measurement being 38 ns. This difference reflects the discrepancy of 
timing estimates between simulation and actual values. This inaccuracy in timing 
estimates should be heavily considered in speed critical designs in future projects. 
However, results show a consistent linear delay increment for each delay stage as 
expected. The SPICE code used for verification is listed in Appendix N.1. 
 
Fig. 4.6.2 Configurable Delay Measurements 
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4.7 Stability Checker Test 
4.7.1 Test Setup 
 This test verifies stability checker functionality as described in sections 3.2.4 and 
3.5.3. The checkers were tested to verify flip-flop operation, glitch detection and late 
signal arrival detection. All tests were conducted using a 1 MHz sampling clock signal 
with an initial duty cycle of 50%, which defines the checking period. The MSO-X 3012A 
was set to generate a 20 ns High pulse to simulate a glitch on the Data line. Late signal 
events were captured by executing several single sample captures on the logic analyzer, 
and by varying the data signal pulse width until the events were observed.  
 
4.7.2 Test Results 
 
Fig. 4.7.1 Flip-flop Operation Test Waveforms 
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 A successful test result for flip-flop operation is shown in Fig. 4.7.1. All checkers 
correctly sample Data at the rising Clock edge while error signals remain inactive.  
 Fig. 4.7.2 displays output waveforms of a successful glitch detection test. All 
checkers were able to capture the 20 ns glitch on the Data line correctly, Fig. 4.7.2 (a). 
This result was verified against SPICE simulation waveforms in Fig. 4.7.2 (b). Appendix 
N.2 lists the SPICE code used to simulate this glitch. 
 
(a) 
            
(b) 
Fig. 4.7.2 Glitch Test Waveforms (a) Chip Test Waveforms (b) SPICE Simulation Waveforms 
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 All checkers responded as expected to simulated late signal errors, Fig. 4.7.3 (a) 
based on SPICE simulations shown in Fig. 4.7.3 (b). All error signals reset correctly at 
the end of the checking period. The SPICE code is included in Appendix N.3. 
 However, a late signal occurring about 5 ns before the end of the checking period 
was not captured by SD6 through SD8 (Fig. 4.7.4). The larger error transistor W/ L ratios 
of SD6 through SD8 correspond to a larger RC delay and hence slower transition time, 
which in turn limits the response time of checkers with wider error transistors. This 
reflects on checker sensitivity for different error transistor sizes. 
 
(a) 
         
(b) 
Fig. 4.7.3 Late Signal Test Waveforms (a) Chip Test Waveforms (b) SPICE Simulation Waveforms 
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Fig. 4.7.4 Response Time Test 
 
   
 Future chip tests should focus on characterizing checker response times to various 
glitch conditions. These tests require precise error pattern generation beyond the 
capabilities of a regular function generator. The on-chip configurable delay chains are 
unable to deliver the precision required for robust testing. Further tests should utilize 
Automatic Test Pattern Generation (ATPG) methods to characterize the performance of 
each stability checker design.  
 Of 10 tested chips, only Chip 7 displayed a faulty checker. Fig. 4.7.5 shows SD6 
of Chip 7 producing erroneous Q and E signals. The error was caused by a disconnected 
bonding wire on the SD6 checker output pads. The disconnected wire resulted from 
accidental physical contact during visual inspection. This could be prevented by covering 
the exposed die cavity with clear insulative tape. A photograph of the damage is shown in 
Fig. 4.7.6.  
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Fig. 4.7.5 Faulty Checker SD6 on Chip 7 
 
 
Fig. 4.7.6 Disconnected Wire on Chip 7 
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CHAPTER 5 
Design Template 
 
5.1 Design Tools 
 The chip design project implemented for this study makes a viable template for 
potential student projects in the EE 431 course. This study has verified the tool chain for 
chip fabrication via the MEP and has also produced a base library of CMOS logic 
components for more complex designs. 
 The design process for this project was done entirely using the Electric VLSI 
Design tool [12]. It is an open-source Electronic Design Automation (EDA) tool 
originally written in C and later translated to Java. Electric supports many levels of 
circuit design, among which are CMOS, bipolar, schematics, and hardware description 
languages (HDL). It includes all essential tools for custom IC design including Design 
Rule Checking (DRC), Electrical Rule Checking (ERC), Network Consistency 
Checking/Layout versus Schematic (LVS) and simulation interfaces. 
 Most CAD tools utilize a connectivity approach in schematic design and a 
separate geometry approach in layout design. That is, the connectivity of components in 
schematics, which contains node connection information, is not linked to the geometric 
shapes designed in layout. As a result, conventional CAD tools require an additional node 
extraction process after a circuit layout has been drawn, in order for it to be verified 
against the schematics in LVS. This separation provides more flexibility in layout design. 
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 In contrast, Electric incorporates connectivity information in all phases of design, 
including layout. One of the main advantages of connectivity-based IC layout [33] is the 
simplification of the design iteration process. Typically, a layout has to be DRC clean 
before running it through LVS since the extractor cannot run if the design rules are 
wrong. If LVS errors are found, the layout has to be corrected and made DRC clean 
again. In Electric, with layout containing connectivity information, the designer needs 
only to verify LVS first and can then fix DRC errors without having to risk losing an 
LVS match. However, this scheme limits layout design flexibility. 
 
Fig. 5.1.1 Full Custom Design Flow 
  
 Electric is available in both binary and source versions. It comes pre-configured 
with MOSIS scalable CMOS design rules and requires minimal setup to configure it for 
the ON Semiconductor C5 process. Configuration instructions are provided in great detail 
by Dr. Jacob Baker in the CMOSedu website [34]. In addition to installation and setup 
instructions, CMOSedu also contains a collection of video tutorials that provide 
instruction on designing in Electric.  
 61 
 
 As mentioned previously, Electric was configured to invoke LTSPICE for both 
schematic and layout simulations. The full custom design flow adopted for this project is 
illustrated in Fig. 5.1.1. Using a cell-based, bottom-up approach, each level of abstraction 
is verified for functionality in LTSPICE simulation and with layout checking tools.  
 
5.2 Template Project 
 All cell layouts in the project library were drawn based on a set of custom-defined 
rules (Fig. 5.2.1). Cell heights were set at 100 λ, measured from the outer edge of the 
power rail (N-well) to the outer edge of the ground rail (P-active). Power rails were 12 λ 
wide and are separated to the closest transistor by 8 λ. N-well regions (pull-up) are 
separated by P-well regions (pull-down) by 22 λ to provide room for routing paths 
between abutting cells.  
 The template contains a 40-pin pad ring cell along with the individual pad ring 
components imported from the Electric library provided by CMOSedu. EE 431 students 
would be able to easily create custom systems and place them within the pad ring for full 
chip routing and simulation. Documentation on the pad ring architecture and 
subcomponents are available at [34]. Fig. 5.2.2 illustrates the pad ring template with a 
single standard cell inverter within it for a clearer visualization on the relative available 
chip area. 
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Fig. 5.2.1 Standard Cell Dimensions 
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Fig. 5.2.2 Pad Ring Template 
Inverter from Fig. 5.2.1 
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CHAPTER 6 
Conclusions 
 
 This thesis describes the design, manufacturing and testing process of a prototype 
chip containing stability checkers as part of the MOSIS Research Program, under MEP. 
The prototype chip consists of several stability checker modules, a configurable delay 
chain as well as routing logic to provide a testable platform for future device 
characterization.  
 Of 40 dice manufactured in the single lot, 10 were packaged in ceramic DIP 40 
packages. Preliminary verification on the finished chips successfully demonstrated basic 
functionality. Actual delay chain measurements deviated estimates by approximately 3x 
for resolution and 4x for delay range. ATPG methods are recommended for further tests 
and characterization. The reader is referred to [40] on SPICE characterizations of stability 
checker designs. 
 Several delays occurred during the manufacturing process. The completed parts, 
which were initially projected to be completed on March 30, 2011, were returned on July 
7, 2011 after two manufacturing issues at the wafer fabrication and chip packaging 
stages. Manufacturing delays should be taken in account if MEP is incorporated into the 
EE 431 course for class projects.  
 This project provides a usable design template for potential EE 431 student 
projects. The MOSIS service provides sufficient resources and tools to design and 
fabricate custom ICs. The Electric VLSI Design tool contains essential integrated tools 
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for constructing and verifying the CMOS logic circuits used in this project. The SPICE 
interface included within the tool simplifies schematic and layout verification. The entire 
chip was designed from a blank template based on a full custom design flow. 
 Future projects based on this template should consider several issues encountered 
during chip design. First, the stability checkers were designed without regard for pad ring 
and chip package frequency response. Stability checker performance could be limited by 
chip ceramic DIP packaging. Simulation and testing should be carried out on the pre-
existing parts to determine optimal and maximum pad ring and package signal 
frequencies. 
 Unlike the stability checker design described in [10], the current system does not 
include output latches to capture error signals. The error signals from a set of variable 
sized stability checkers monitoring a common CUT output can be used to determine the 
magnitude of the detected delay fault. This improved design requires more rigorous 
simulation to determine optimal error transistor sizing given frequency and timing 
constraints.  
 Integrated testing logic consumes chip area in addition to the targeted CUT. In 
this case, the one-cold decoder consumes approximately 9x the area compared to the 
stability checker array. Most of this area was used for signal routing and can be 
minimized by compacting the cells at the cost of greater routing complexity and 
probability of design rule errors. 
 The lessons learned in this project are useful for future MEP projects. The author 
hopes that findings contributed with this thesis are useful for custom chip fabrication in 
future Cal Poly projects. 
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Appendix A: Endorsement Letter for MOSIS Subsidy 
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Appendix B: MOSIS Price Quotation  
 
 
 74 
 
Appendix C: MOSIS ON Semiconductor C5 Characterization Data and 
SPICE Models 
 
                           MOSIS WAFER ELECTRICAL TESTS 
                                           
          RUN: V0BL                                   VENDOR: AMIS (ON-SEMI)  
     TECHNOLOGY: SCN05                                FEATURE SIZE: 0.5 microns 
                                   Run type: SHR 
 
 
INTRODUCTION: This report contains the lot average results obtained by MOSIS 
from measurements of MOSIS test structures on each wafer of this fabrication 
lot. SPICE parameters obtained from similar measurements on a selected wafer 
are also attached. 
 
COMMENTS: SMSCN3ME06_ON-SEMI 
 
TRANSISTOR PARAMETERS     W/L  N-CHANNEL P-CHANNEL UNITS 
                                                        
 MINIMUM                  3.0/0.6                       
  Vth                                   0.77       -0.88 volts 
                                                        
 SHORT                    20.0/0.6                      
  Idss                                462       -250  uA/um 
  Vth                                   0.68      -0.87 volts 
  Vpt                                  13.3      -12.5 volts 
                                                        
 WIDE                     20.0/0.6                      
  Ids0                                < 2.5      < 2.5 pA/um 
                                                        
 LARGE                    50/50                         
  Vth                                   0.68      -0.92 volts 
  Vjbkd                                11.1      -11.8 volts 
  Ijlk                                 74.0      <50.0 pA 
  Gamma                                 0.48       0.56 V^0.5 
                                                        
 K' (Uo*Cox/2)                         59.3      -19.3 uA/V^2 
 Low-field Mobility                   480.85     156.50   cm^2/V*s 
                                                        
COMMENTS: Poly bias varies with design technology. To account for mask 
           bias use the appropriate value for the parameter XL in your 
           SPICE model card. 
 
          Design Technology                   XL (um)  XW (um) 
          -----------------                   -------  ------ 
          SCMOS_SUBM (lambda=0.30)             0.10     0.00 
          SCMOS (lambda=0.35)                  0.00     0.20 
 
 
FOX TRANSISTORS           GATE      N+ACTIVE  P+ACTIVE  UNITS 
 Vth                      Poly        >15.0    <-15.0   volts 
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PROCESS PARAMETERS     N+    P+     POLY PLY2_HR  POLY2   M1   UNITS 
 Sheet Resistance      83.0 108.1  22.7  1076     41.4   0.09  ohms/sq 
 Contact Resistance    63.4 131.0  15.6           25.6         ohms 
 Gate Oxide Thickness 140                                      angstrom 
                                                                       
PROCESS PARAMETERS             M2        M3    N_W      UNITS 
 Sheet Resistance             0.09      0.05    801     ohms/sq 
 Contact Resistance           0.84      0.86            ohms 
                                                        
 
CAPACITANCE PARAMETERS   N+   P+   POLY   POLY2   M1   M2   M3   N_W    UNITS 
 Area (substrate)       415  715    85            27   12    8     89   aF/um^2 
 Area (N+active)                  2469            35   16   12          aF/um^2 
 Area (P+active)                  2388                                  aF/um^2 
 Area (poly)                              872     58   16    9          aF/um^2 
 Area (poly2)                                     52                    aF/um^2 
 Area (metal1)                                         32   13          aF/um^2 
 Area (metal2)                                              32          aF/um^2 
 Fringe (substrate)     335  235                  52   33   26          aF/um 
 Fringe (poly)                                    75   38   27          aF/um 
 Fringe (metal1)                                       48   34          aF/um 
 Fringe (metal2)                                            48          aF/um 
 Overlap (N+active)                182                                  aF/um 
 Overlap (P+active)                221                                  aF/um 
 
 
CIRCUIT PARAMETERS                            UNITS       
 Inverters                     K                          
  Vinv                        1.0       2.03  volts       
  Vinv                        1.5       2.29  volts       
  Vol                         2.0       0.47  volts       
  Voh                         2.0       4.47  volts       
  Vinv                        2.0       2.47  volts       
  Gain                        2.0     -18.30              
 Ring Oscillator Freq.                                    
  DIV256 (31-stg,5.0V)                103.69  MHz         
  D256_WIDE (31-stg,5.0V)             156.73  MHz         
 Ring Oscillator Power                                    
  DIV256 (31-stg,5.0V)                  0.49  uW/MHz/gate 
  D256_WIDE (31-stg,5.0V)               1.00  uW/MHz/gate 
                                                          
COMMENTS: SUBMICRON 
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 V0BL SPICE BSIM3 VERSION 3.1 PARAMETERS 
 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
 
* DATE: Jun 28/11 
* LOT: V0BL                  WAF: 8101 
* Temperature_parameters=Default 
.MODEL CMOSN NMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.4E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.6157347 
+K1      = 0.9066799      K2      = -0.1049093     K3      = 20.5641789 
+K3B     = -9.0554284     W0      = 4.37907E-8     NLX     = 1.547679E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 0.7245866      DVT1    = 0.3384454      DVT2    = -0.5 
+U0      = 455.9385207    UA      = 1.028307E-13   UB      = 1.441158E-18 
+UC      = 8.217834E-12   VSAT    = 1.994269E5     A0      = 0.5692029 
+AGS     = 0.1328908      B0      = 1.94105E-6     B1      = 5E-6 
+KETA    = -4.157626E-3   A1      = 1.63163E-4     A2      = 0.3 
+RDSW    = 1.124424E3     PRWG    = 0.1016734      PRWB    = 7.487028E-3 
+WR      = 1              WINT    = 2.018804E-7    LINT    = 8.000982E-8 
+XL      = 1E-7           XW      = 0              DWG     = -3.515558E-9 
+DWB     = 2.52186E-8     VOFF    = -6.4984E-5     NFACTOR = 1.0533122 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 3.293149E-3    ETAB    = -1.445104E-3 
+DSUB    = 0.0506449      PCLM    = 2.0160615      PDIBLC1 = 4.138667E-4 
+PDIBLC2 = 1.190431E-3    PDIBLCB = -0.26839       DROUT   = 1.600548E-4 
+PSCBE1  = 1.659137E10    PSCBE2  = 3.299403E-9    PVAG    = 0 
+DELTA   = 0.01           RSH     = 83             MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 1.82E-10       CGSO    = 1.82E-10       CGBO    = 1E-9 
+CJ      = 4.143407E-4    PB      = 0.8385926      MJ      = 0.4274223 
+CJSW    = 3.377962E-10   PBSW    = 0.8            MJSW    = 0.2056208 
+CJSWG   = 1.64E-10       PBSWG   = 0.8            MJSWG   = 0.2056208 
+CF      = 0              PVTH0   = -0.0411169     PRDSW   = 257.844173 
+PK2     = -0.070569      WKETA   = -0.0103973     LKETA   = -2.677742E-3    ) 
* 
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.MODEL CMOSP PMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.4E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -0.9152268 
+K1      = 0.553472       K2      = 7.871921E-3    K3      = 0 
+K3B     = 1.9253903      W0      = 8.102064E-7    NLX     = 6.679093E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 0.514863       DVT1    = 0.2591276      DVT2    = -0.3 
+U0      = 201.3603195    UA      = 2.408572E-9    UB      = 1E-21 
+UC      = -1E-10         VSAT    = 8.054026E4     A0      = 0.6910763 
+AGS     = 0.1149535      B0      = 7.002197E-7    B1      = 0 
+KETA    = -4.865785E-3   A1      = 3.43526E-4     A2      = 0.6978261 
+RDSW    = 3E3            PRWG    = -0.0260546     PRWB    = -0.051516 
+WR      = 1              WINT    = 2.205007E-7    LINT    = 1.277302E-7 
+XL      = 1E-7           XW      = 0              DWG     = 7.754013E-11 
+DWB     = -1.249313E-8   VOFF    = -0.082897      NFACTOR = 0.7608126 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 3.421086E-4    ETAB    = -0.0129742 
+DSUB    = 0.463836       PCLM    = 2.3991271      PDIBLC1 = 0.0364452 
+PDIBLC2 = 3.119375E-3    PDIBLCB = -8.697031E-3   DROUT   = 0.2269675 
+PSCBE1  = 1E8            PSCBE2  = 3.386423E-9    PVAG    = 0.0150014 
+DELTA   = 0.01           RSH     = 108.1          MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.21E-10       CGSO    = 2.21E-10       CGBO    = 1E-9 
+CJ      = 7.158953E-4    PB      = 0.8709343      MJ      = 0.486754 
+CJSW    = 2.387118E-10   PBSW    = 0.8            MJSW    = 0.2078274 
+CJSWG   = 6.4E-11        PBSWG   = 0.8            MJSWG   = 0.2079833 
+CF      = 0              PVTH0   = 5.98016E-3     PRDSW   = 14.8598424 
+PK2     = 3.73981E-3     WKETA   = 0.0107068      LKETA   = -0.0138209      ) 
* 
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Appendix D: Full Chip Routing Layers 
 
Layer 1 – Diffusion and Metal 1 
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Layer 2 – Layer 1 and Metal 2 
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Layer 3 – Layer 2 and Metal 3 
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Appendix E: SPICE Code for Post-Silicon Verification  
 
******************************************************************************* 
* Full Chip Simulation: Post-Silicon Verification 
* 
* Description: 
* 
*  This code injects a 0.5 MHz clock into the ckin input and a delayed  
* waveform into the dtin input that simulates valid data between 2 us to 
* 5 us, a glitch between 5 us and 6 us and a late data signal between 7 us 
* and 9us. Results can be viewed by probing the Q and E outputs of each 
* stability checker. 
******************************************************************************* 
 
vdd vdd 0 dc 5 
vcks cks 0 dc 0 
 
vdtin dtin 0 PULSE(0 5 0u 0.1n 0.1n 0.5u 1u) 
vckin ckin 0 PULSE(0 5 1u 0.1n 0.1n 1.0u 2u) 
 
vdtd0 dtd0 0 dc 0 
vdtd1 dtd1 0 dc 0 
vdtd2 dtd2 0 dc 5 
vdtd3 dtd3 0 dc 0 
vckd0 ckd0 0 dc 0 
vckd1 ckd1 0 dc 0 
vckd2 ckd2 0 dc 0 
vckd3 ckd3 0 dc 5 
 
vdt dtin 0 PWL(0 0 2.80u 0 2.81u 5 2.83u 5 2.85u 0 2.86u 5 
+                  4.20u 5 4.21u 0 4.23u 0 4.25u 5 4.26u 0 
+                  5.44u 0 5.45u 5 5.46u 0 
+                  7.10u 0 7.11u 5 7.13u 5 7.15u 0 7.16u 5 
+                  8.50u 5 8.51u 0 8.53u 0 8.55u 5 8.56u 0) 
 
.tran 0.01u 10u uic 
.include v0bl-params.txt 
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Appendix F: Manufacturability Review Results 
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Appendix G: Tapeout Confirmation 
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Appendix H: Initial Bonding Diagram 
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Appendix I: Notification of Fabrication Failure 
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Appendix J: Notification of Packaging Anomaly 
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Appendix K: Final Bonding Diagram 
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Appendix L: Die Structure Measurements 
 
Horizontal Dice Measurements 
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Vertical Dice Measurements 
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Measurements for Delay Chain and Decoder Modules 
 
 
Measurements for Cell Heights 
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Appendix M: Chip Pinout 
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Appendix N: SPICE Codes for Post-Silicon Verification 
 
N.1 Configurable Delay Chain 
******************************************************************************* 
* Full Chip Simulation: Configurable Delay Chains 
* 
* Description: 
* 
*  This code injects a 1 MHz square wave with a 50% duty cycle into both 
* the ckin and dtin inputs. At every other rising edge of the 1 MHz waves, 
* the control inputs of both configurable delay chains, ckd[3:0] and 
* dtd[3:0], are incremented. Time measurements are taken from the 50%  
* crossing of each rising edge of the source signals (ckin, dtin) to the 
* corresponding 50% crossing of the output signals (ckout, dtout). 
******************************************************************************* 
 
vdd vdd 0 dc 5 
vcks cks 0 dc 0 
 
vdtin dtin 0 PULSE(0 5 0 0.1n 0.1n 0.5u 1u) 
vckin ckin 0 PULSE(0 5 0 0.1n 0.1n 0.5u 1u) 
 
va0 dtd0 0 PULSE(0 5 1.5u 0.1n 0.1n 1.5u 3u) 
va1 dtd1 0 PULSE(0 5 3u 0.1n 0.1n 3u 6u) 
va2 dtd2 0 PULSE(0 5 6u 0.1n 0.1n 6u 12u) 
va3 dtd3 0 PULSE(0 5 12u 0.1n 0.1n 12u 24u) 
vb0 ckd0 0 PULSE(0 5 1.5u 0.1n 0.1n 1.5u 3u) 
vb1 ckd1 0 PULSE(0 5 3u 0.1n 0.1n 3u 6u) 
vb2 ckd2 0 PULSE(0 5 6u 0.1n 0.1n 6u 12u) 
vb3 ckd3 0 PULSE(0 5 12u 0.1n 0.1n 12u 24u) 
 
.tran 1n 25u uic 
.include v0bl-params.txt 
 
.meas tran dt0 trig V(dtin)  val=2.5 td=0.8u rise=1 
+              targ V(dtout) val=2.5 td=0.8u rise=1 
.meas tran dt1 trig V(dtin)  val=2.5 td=1.8u rise=1 
+              targ V(dtout) val=2.5 td=1.8u rise=1 
.meas tran dt2 trig V(dtin)  val=2.5 td=3.8u rise=1 
+              targ V(dtout) val=2.5 td=3.8u rise=1 
.meas tran dt3 trig V(dtin)  val=2.5 td=4.8u rise=1 
+              targ V(dtout) val=2.5 td=4.8u rise=1 
.meas tran dt4 trig V(dtin)  val=2.5 td=6.8u rise=1 
+              targ V(dtout) val=2.5 td=6.8u rise=1 
.meas tran dt5 trig V(dtin)  val=2.5 td=7.8u rise=1 
+              targ V(dtout) val=2.5 td=7.8u rise=1 
.meas tran dt6 trig V(dtin)  val=2.5 td=9.8u rise=1 
+              targ V(dtout) val=2.5 td=9.8u rise=1 
.meas tran dt7 trig V(dtin)  val=2.5 td=10.8u rise=1 
+              targ V(dtout) val=2.5 td=10.8u rise=1 
.meas tran dt8 trig V(dtin)  val=2.5 td=12.8u rise=1 
+              targ V(dtout) val=2.5 td=12.8u rise=1 
.meas tran dt9 trig V(dtin)  val=2.5 td=13.8u rise=1 
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+              targ V(dtout) val=2.5 td=13.8u rise=1 
.meas tran dt10 trig V(dtin)  val=2.5 td=15.8u rise=1 
+               targ V(dtout) val=2.5 td=15.8u rise=1 
.meas tran dt11 trig V(dtin)  val=2.5 td=16.8u rise=1 
+               targ V(dtout) val=2.5 td=16.8u rise=1 
.meas tran dt12 trig V(dtin)  val=2.5 td=18.8u rise=1 
+              targ V(dtout) val=2.5 td=18.8u rise=1 
.meas tran dt13 trig V(dtin)  val=2.5 td=19.8u rise=1 
+              targ V(dtout) val=2.5 td=19.8u rise=1 
.meas tran dt14 trig V(dtin)  val=2.5 td=21.8u rise=1 
+              targ V(dtout) val=2.5 td=21.8u rise=1 
.meas tran dt15 trig V(dtin)  val=2.5 td=22.8u rise=1 
+              targ V(dtout) val=2.5 td=22.8u rise=1 
 
.meas tran ck0 trig V(ckin)  val=2.5 td=0.8u rise=1 
+              targ V(ckout) val=2.5 td=0.8u rise=1 
.meas tran ck1 trig V(ckin)  val=2.5 td=1.8u rise=1 
+              targ V(ckout) val=2.5 td=1.8u rise=1 
.meas tran ck2 trig V(ckin)  val=2.5 td=3.8u rise=1 
+              targ V(ckout) val=2.5 td=3.8u rise=1 
.meas tran ck3 trig V(ckin)  val=2.5 td=4.8u rise=1 
+              targ V(ckout) val=2.5 td=4.8u rise=1 
.meas tran ck4 trig V(ckin)  val=2.5 td=6.8u rise=1 
+              targ V(ckout) val=2.5 td=6.8u rise=1 
.meas tran ck5 trig V(ckin)  val=2.5 td=7.8u rise=1 
+              targ V(ckout) val=2.5 td=7.8u rise=1 
.meas tran ck6 trig V(ckin)  val=2.5 td=9.8u rise=1 
+              targ V(ckout) val=2.5 td=9.8u rise=1 
.meas tran ck7 trig V(ckin)  val=2.5 td=10.8u rise=1 
+              targ V(ckout) val=2.5 td=10.8u rise=1 
.meas tran ck8 trig V(ckin)  val=2.5 td=12.8u rise=1 
+              targ V(ckout) val=2.5 td=12.8u rise=1 
.meas tran ck9 trig V(ckin)  val=2.5 td=13.8u rise=1 
+              targ V(ckout) val=2.5 td=13.8u rise=1 
.meas tran ck10 trig V(ckin)  val=2.5 td=15.8u rise=1 
+               targ V(ckout) val=2.5 td=15.8u rise=1 
.meas tran ck11 trig V(ckin)  val=2.5 td=16.8u rise=1 
+               targ V(ckout) val=2.5 td=16.8u rise=1 
.meas tran ck12 trig V(ckin)  val=2.5 td=18.8u rise=1 
+               targ V(ckout) val=2.5 td=18.8u rise=1 
.meas tran ck13 trig V(ckin)  val=2.5 td=19.8u rise=1 
+               targ V(ckout) val=2.5 td=19.8u rise=1 
.meas tran ck14 trig V(ckin)  val=2.5 td=21.8u rise=1 
+               targ V(ckout) val=2.5 td=21.8u rise=1 
.meas tran kc15 trig V(ckin)  val=2.5 td=22.8u rise=1 
+               targ V(ckout) val=2.5 td=22.8u rise=1 
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N.2 Stability Checker Glitch Detection 
******************************************************************************* 
* Full Chip Simulation: Glitch, 20 ns pulse 
* 
* Description: 
* 
*  This code creates a 20 ns glitch during a High half cycle of the clock, 
* which denotes an active checking period. 
******************************************************************************* 
 
vdd vdd 0 dc 5 
vcks cks 0 dc 0 
 
vdtd0 dtd0 0 dc 0 
vdtd1 dtd1 0 dc 0 
vdtd2 dtd2 0 dc 5 
vdtd3 dtd3 0 dc 0 
vckd0 ckd0 0 dc 0 
vckd1 ckd1 0 dc 0 
vckd2 ckd2 0 dc 0 
vckd3 ckd3 0 dc 5 
 
vdt dtin 0 PWL(0 0 3.80u 0 3.80u 5 3.83u 5 3.83u 0) 
vck ckin 0 PULSE(0 5 1u 1n 1n 1u 2u) 
.tran 0.01u 5u uic 
.include v0bl-params.txt 
******************************************************************************* 
 
N.3 Stability Checker Late Signal Detection 
******************************************************************************* 
* Full Chip Simulation: Late signal arrival 
* 
* Description: 
* 
*  This code creates a 20 ns glitch during a High half cycle of the clock, 
* which denotes an active checking period. 
******************************************************************************* 
 
vdd vdd 0 dc 5 
vcks cks 0 dc 0 
 
vdtd0 dtd0 0 dc 0 
vdtd1 dtd1 0 dc 0 
vdtd2 dtd2 0 dc 5 
vdtd3 dtd3 0 dc 0 
vckd0 ckd0 0 dc 0 
vckd1 ckd1 0 dc 0 
vckd2 ckd2 0 dc 0 
vckd3 ckd3 0 dc 5 
 
vdt dtin 0 PWL(0 0 0.90u 0 0.91u 5 2.10u 5 2.11u 0 
+                  3.40u 0 3.41u 5 4.50u 5 4.51u 0) 
vck ckin 0 PULSE(0 5 1u 1n 1n 1u 2u) 
.tran 0.01u 5u uic 
.include v0bl-params.txt 
******************************************************************************* 
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Appendix O: MOSIS Educational Program 
 
 This section describes the MOSIS accounts types, educational programs, account 
application procedures and differences between the MEP Research and Instructional 
Accounts 
 
O.1 Accounts for Academic Institutions 
 The three types of accounts available for academic customers are: 
• Commercial Account 
• MEP Instructional Program Account 
• MEP Research Program Account 
 All accounts have a common application process and have to be requested by a 
faculty member. MOSIS does not charge a registration fee to open an MEP account. 
 
O.1.1 Commercial Account 
 Commercial accounts differ from the other two academic accounts in that the cost 
of fabrication is entirely paid for by the customer. In contrast, other academic accounts 
qualify for partial or full grants and fabrication subsidies. The primary contact for a 
commercial account has to be either a professor or class instructor. 
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O.1.2 MEP Account 
 The MOSIS service has been funding educational programs since 1986, jointly by 
the National Science Foundation (NSF) and the Defense Advanced Projects Research 
Agency (DARPA) [30]. In 2000, MOSIS initiated the MOSIS Educational Program and 
has since been the sole provider of funds for academic projects. MOSIS no longer 
receives funds from any government agencies but continues to support academic projects 
out of its revenue from commercial operations. The goal of the MEP is to “aid 
educational institutions in the development of instructional and research programs in 
integrated circuits within their engineering departments”. MEP program partners include: 
• ON Semiconductor 
• IBM Microelectronics 
• Cadence Design Systems (Cadence University Program) 
• Mentor Graphics (Higher Education Program) 
 The MEP consists of two programs, an instructional and research component. The 
Instructional Program was established to provide a means for organized classes in IC 
design to experience the entire process of design, fabrication and testing. On the other 
hand, the Research Program caters to unfunded research conducted by graduate students 
and professors who “needed help developing critical mass in their areas of research in 
order to attract funding for future research”. 
 Instructional Program accounts provide receive free fabrications for student 
designs in organized classes associated with accredited universities. The classes have to 
be graded, have a curriculum and finishes at the end of the semester. ON Semiconductor, 
as one of the sponsoring vendors, subsidizes two fabrication runs per academic year for 
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the C5 0.5 μm process. The application process for a MOSIS Instructional Account 
includes a commercial agreement, description of the course, background of the teaching 
professor and a vendor document access application. This application also serves as a 
request for a grant from MOSIS to cover fabrication costs for the course. 
 Research Program accounts were initially sponsored by MOSIS. However, due to 
the growing number of research projects over the years and several cases of abuse [31], 
MOSIS limits fabrication subsidy to the cost of one chip per university campus. The 
subsidized chip should have an area not exceeding 16 square millimeters. Additional 
details about the MOSIS Research Program are described in the next section. 
 
O.2 MEP Research Program 
 As described earlier, Research Accounts are meant for projects that result in some 
form of academic publication. Academic customers in the Research Program are 
expected to cover not only the cost of chip fabrication (excluding 1 subsidized chip), but 
also the entire cost of packaging. There are no restrictions on the number of chips 
fabricated or area used. The MOSIS subsidy was approved with an endorsement letter 
from the university, included in Appendix A. 
 Fabrication of the free chip is provided on a “space available basis” on 
multiproject wafers (MPW). As it is, MOSIS does not guarantee fabrication on the 
schedule selected by the customer but instead relies on production capacity at the partner 
foundries as well as other project orders on the shared MPW.  
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 The entire process of initiating a Research Account up to tapeout can be broken 
down into 4 phases: 
• Setting up a MOSIS Customer Account 
• Accessing Vendor Documents 
• Submitting a Purchase Order to MOSIS 
• Submitting a Design to MOSIS (Tapeout) 
 
O.2.1 Setting Up A MOSIS Customer Account 
  The application process for a Research Account is similar to that of a Commercial 
Account. The 2 items in the application package are: 
• Commercial Account Application – registers a primary contact, who has to be a 
class professor or instructor 
• MOSIS Customer Agreement – acknowledgement by customer on MOSIS’ 
policies regarding the fabrication process e.g. MOSIS does not guarantee that 
fabricated parts will be functional, fabrication schedule, etc.  
 
O.2.2 Accessing Vendor Documents 
 The next step is to obtain process technology-specific information for circuit and 
layout design. Partnering vendors sub-license MOSIS to distribute proprietary documents 
containing design rules, process specifications and SPICE parameters. These documents 
are useful as design references and for circuit simulation. 
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 The application to access these proprietary documents differs from one vendor to 
another. For accounts associated with ON Semiconductor, the customer is required to 
submit 3 other documents in addition to the initial application described in 5.3.1. These 
documents require an accompanying signatory from the university’s legal department to 
acknowledge the authority of the professor to enter into legal agreement. The main 
aspects in those documents are briefly summarized as follows [32]: 
• Confidentiality Agreement (CDA) 
o Customer agrees not to use any of the proprietary information other than 
for the purpose of the business relationship (relating to circuit design for 
manufacturing) with MOSIS 
o Customer agrees to not divulge any proprietary information to any third 
parties. 
• Design Kit License Agreement (DKLA) 
o MOSIS grants customer a non-transferable license to use the provided 
technical data in the design kit 
o Customer assumes the risk that modification in the technical data not 
performed at the direction of MOSIS or approved third party may result in 
designs that are incompatible with targeted manufacturing process 
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• Academic Account Document Access Application 
o Contains details on account information, fabrication plan, account liaison 
non-disclosure agreement (NDA), list of students and other faculty that 
have signed individual NDAs 
o Mini-Proposal describing project details including requested fabrication 
process, chip dimensions, fabrication and packaging plans and test plans.  
 
O.2.3 Submitting a Purchase Order to MOSIS 
 The purchase order is issued to a vendor to authorize the expenditure of funds for 
goods and services. It covers all process expenses (fabrication and packaging), shipping 
costs and tax. Purchase orders are invoiced 80% at tapeout and 20% when completed 
parts are shipped back to the customer. The amount invoiced at tapeout covers a data 
preparation fee and phototooling charge for IC fabrication while the amount invoiced 
after shipping covers packaging costs. The total manufacturing costs for this project was 
$2920. The price quotation is included in Appendix B. 
 
O.2.4 Submitting a Design to MOSIS 
 Customers are provided with an online account on the MOSIS website after the 
initial application process is approved. Aside from storing contact details and legal 
information, the online customer account is used to create projects for fabrication, and 
also to download vendor specific documents. MOSIS provides a flow chart (Fig. O.2.1) 
that guides customers through the design stages through to tapeout. The process starts 
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with a new project request and ends with taping out verified design files via FTP for a 
manufacturability review.  
 
 
Fig. O.2.1 MOSIS Design Submission Flow[35] 
